Abstract -The Unified Power Flow Controller (UPFC) can flexibly manage power flow and maintain line voltage. The UPFC consists of two inverters in parallel side and series side. In parallel side, the reactive power can be compensated to improve the power factor. In series side, the voltage drop can be compensated to maintain proper line voltage. It is necessary for the operation in both sides to output the current and the voltage quickly and accurately. As the method for the UPFC control, the deadbeat control is applied. The deadbeat control is able to realize a quick response of the current and voltage control for only a sampling period compared with the general PI control. A principle and simulation results are presented in this paper.
I. INTRODUCTION In recent years, as distributed generation systems increase in the power line, energy conservation and stable supply of power is getting to be required. In the power transmission, power factor drop caused by the reactive component of the load and the voltage drop due to unexpected accident occur. The reduction of power quality becomes the problem. FACTS components which can flexibly control the power flow and line voltage are investigated and developed. The Unified Power Flow Controller (UPFC) [1] - [7] is one of the FACTS components. The UPFC consists of two inverters with a common DC capacitor and is able to perform the reactive power compensation and the voltage drop compensation. It is possible to improve the power quality by using the UPFC. On the other hand, a digital control system by software is applied to control the UPFC flexibly. In order to obtain good compensation performance of the UPFC in the digital system, it is necessary to control output current and voltage quickly and accurately. In this study, the deadbeat (DB) control [8] [9] is applied to improve the responsivity. The deadbeat control is able to realize a quick response of the current and voltage control for only a sampling period compared with the general PI control. Theory of the proposed control method and simulation results are presented in this paper.
II. CONTROL METHOD

A. Configuration of UPFC
A circuit configuration of the UPFC is shown in Fig.1 . The UPFC consists of two inverters with a common capacitor on DC bus and output filters on each AC bus. A block diagram of Parallel side with the deadbeat control is shown in Fig.2 . In Fig.1 Circuit configuration of UPFC parallel side, the reactive power is compensated to improve the power factor. At the same time, in order to keep the voltage of the common DC capacitor, the output current for the active power is controlled by the parallel side inverter. The deadbeat control makes the current follow to the calculated current reference quickly and accurately. A block diagram of series side with the deadbeat control is shown in Fig.3 . In series side, the voltage drop is compensated to maintain proper line voltage. It is necessary to control with quick and accurate response because the control performance directly affects the compensation performance.
The deadbeat control is independently applied to regulate the output current in parallel side and output voltage in series side. Principle of the DB control is shown in Fig.4 . In the proposed scheme, each output can be controlled by changing the output pulse width ΔT(k) of the inverter. It is determined from detected currents and voltages by a sampling period using the theoretical formula obtained from the state equation of the system. Division of Electrical Engineering and Computer Science, Nagasaki University, Japan E-mail: hama-s@nagasaki-u.ac.jp (1)
B. DB control of parallel side
The matrixes F and g are calculated by (5) , and become constant. 
Here, the pulse width ΔT 1 (k) can be calculated as (7) when i up (k+1) is replaced to i up * (k+1).
When ΔT 1 (k) is negative, the inverter DC voltage is given as −E d of width | ΔT 1 |. By outputting the calculated ΔT 1 (k), i up (k+1) = i up * (k+1) can be realized after a sample period. C. DB control of series side Fig.6 shows a single phase equivalent circuit of series side for analysis of the deadbeat control. The output pulse width is obtained by calculating from the detected i v , v t and I t . I t , which is current of transformer depends on load current, is regarded as a disturbance in the control of series side. v t is primary voltage of transformer.
When three parameters i v , v t , and I t are selected as the states, the state equations are obtained as follows. (8) and (9) can be converted into (10) and (11) of the discrete time system by giving the output pulse width ΔT 2 as show in Fig.4 . 
The matrixes M and n are calculated by (12) and become constant.
(13) is obtained from (10)-(12). 11 12 13 1 2
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Here, the pulse width ΔT(k) can be calculated in (14) when v t (k+1) equals to v t * (k+1).
By outputting the calculated ΔT 2 (k), v t (k+1) = v t * (k+1) can be realized after a sampling period. 
D. Output of three phase pulse
Three phase voltages are also calculated by the same matrix of (15). And line-to-line voltages are transformed into α-β components by (16).
All the detected currents and voltages for the control are transformed by (1) and (2) respectively. The α and β components are independent without interference. Thus, each component can be treated as a single phase component and applied to the proposed DB control in (7) or (14). The pulse widths ΔT α and ΔT β are determined from (7) and (14) respectively. The pulse width ΔT α and ΔT β are converted into three phase pulse. (17) shows the transformation to the three phase pulse. 
Figs.7-9 show patterns of pulse output method. Each line voltage pulse is classified by combination of positive and negative pulses. There are three patterns, which are ΔT uv > 0 and ΔT vw < 0, ΔT vw > 0 and ΔT wu < 0, ΔT wu > 0 and ΔT uv < 0. Output of phase voltage is realized by the triangular PWM.
III. SIMULATION RESULTS
Simulation is performed in Fig.1 . Circuit parameters of the simulation are shown in Table. 1. Simulation results in steady state are shown in Figs.10-17.
Figs.10-13 show the results of the general PI control. Figs.14-17 show the results of the proposed method. The proposed control compared with the general PI control, improvement of power factor and compensation of voltage drop can be performed properly by the UPFC operation. Result of the comparison, the DB control has a superior compensation performance than the PI control. In particular, the voltage control of the series side is much improved by the proposed control in Fig.17 . In steady state, the DB control is able to follow to the current and the voltage reference quickly and accurately, and it has less time delay than the PI control.
Figs.18-21 show the transient response of the output current in the parallel side and the output voltage in the series side. In the transient response, the load increases to double at 0.3s. In the transient response, the PI control takes around 3 cycles to converge. However, the DB control is able to follow quickly for variations in load. In comparison of the transient response, the performance of the proposed control has conspicuous advantage. Table. 1 Circuit parameters of the simulation IV. CONCLUSION In this study, the DB control is proposed in order to improve performance of the UPFC and the effectiveness of the DB control is verified by comparison with the PI control. The DB control is able to realize a quick and accurate response of the current and voltage control for only a sampling period compared with the general PI control.
In simulation, the power quality is improved by performing the reactive power compensation and the voltage drop compensation in the UPFC. It is clarified that excellent results are obtained by the proposed DB control, which is able to operate quickly and accurately in steady state and transient response.
